IMPLEMENTATION OF DIGITAL SIGNAL PROCESSING (IDSP):

ORGANIZATION

Sabih H. Gerez University of Twente Faculty of EEMCS Computer Architecture for Embedded Systems (EWI-CAES)

© Sabih H. Gerez, University of Twente, The Netherlands



GOALS

- Becoming familiar with system-level issues relevant for the implementation of signal-processing algorithms.
- Knowledge of design flow and design automation tools.
- Becoming familiar with functional blocks typically used in implementations of signal processing (e.g. CORDIC, FFT)
- Becoming familiar with typical signal-processing algorithms as used in modern multimedia applications.
- Practical design experience.



IMPLEMENTATION OF DIGITAL SIGNAL PROCESSING (191210950)

RESPONSIBLE GROUP:

University of Twente, Electrical Engineering, Mathematics and Computer Science, Chair for Computer Architecture for Embedded Systems (UT-EEMCS-CAES)

• INSTRUCTOR:

Dr.ir. SABIH H. GEREZ¹⁾ (ROOM ZI 5033)

EMAIL: s.h.gerez@utwente.nl

1) Until September, mainly only present on Fridays

© Sabih H. Gerez, University of Twente, The Netherlands

UT. IMPLEMENTATION OF DSP

3

February 6, 2019

February 6, 2019

RECOMMENDED KNOWLEDGE

- From the Master's program:
 - System-on-Chip Design (191210750) or
 - System-on-Chip Design for Embedded Systems (191211590) or
 - Design of Digital Systems (192130022) or
 - Equivalent preparation with some basic knowledge of VHDL.
- Students without knowledge of System-on-Chip Design (for ES) will need to some reparation exercises costing about 10 to 20 hours.
- Knowledge of digital signal processing is convenient but not required.



February 6, 2019


COURSE MATERIAL

- Not necessary to buy a book.
- Mainly journal articles, conference papers and book chapters distributed mostly through the course's public web page with URL:

http://wwwhome.cs.utwente.nl/~gerezsh/vlsidsp/

Material that is not linked via the page above, can be downloaded from the course's Canvas page.

© Sabih H. Gerez, University of Twente, The Netherlands



February 6, 2019

HOMEWORK/PROJECT TEAMS

- To be performed in teams of two (rule), or alone (exception):
 - Sign up for teams on Canvas.
- Team members are supposed to contribute equally.
 - Contact instructor if you feel in disadvantage due to partner failing to contribute.
 - Signal problems in time, not just a few days before final deadline.



LECTURES

• 7 or 8 lectures of (2 x 45 mins.) on Fridays 6th/7th hour (see WWW page for schedule details).

STUDY LOAD: 5 ECTS (140 hours)

- 7 or 8 lectures of 1.5 hours: about 10-12 hours.
- Studying the written material: about 28-30 hours.
- Practical projects and homework problems: about 100 hours.

© Sabih H. Gerez, University of Twente, The Netherlands

ORGANIZATION


IMPLEMENTATION OF DSP

February 6, 2019

February 6, 2019

EXAMINATION

- Based on homework exercises, most likely involving Bibix tool Arx. Details to be published on public web page.
- All projects need to be completed by the end of quarter; see web page for exact dates.
- Students can propose alternatives for projects, especially for the larger final one.



.

February 6, 2019

SERVER ACCESS

- The exercises are to be performed on server soc1.ewi.utwente.nl.
 - Login permissions need to be arranged for all students.
 - Enrollment data from Canvas/Osiris are used.
 - Late registrants should contact instructor.

© Sabih H. Gerez, University of Twente, The Netherlands