





INTRODUCTION, MODELS OF COMPUTATION **February 8, 2019** 

 $\overline{Q}$ 

#### **IMPLEMENTATION PLATFORMS (1)**

- •*General-purpose processor* (GPP), such as a Pentium
- • *Digital signal processor* (DSP):
	- Much better suited (parallel arithmetic in data path, support for "multiplyaccumulate" operation, Harvard architecture for parallel access to data and program memory, etc.)
- *Multicore GPPs or DSPs* (trend!)
- • *Very large instruction word* (VLIW) processor:
	- Many parallel arithmetic units in data path, each controlled by appropriate bits in instruction word
- $\bullet$  *Graphics processing unit* (GPU):
	- *General purpose computation on GPUs* (GPGPU)

INTRODUCTION, MODELS OF COMPUTATION **F**ebruary 8, 2019

10

## **IMPLEMENTATION PLATFORMS (2)**

- • Processor arrays:
	- Think of *Montium* processor tile as developed in the CAES group (starting from the early years 2000, continued by spin-off *Recore Systems*, now *Technolution*).
	- Often interconnected by a *network on chip* (NoC), an interconnection structure somewhat comparable to data networks connecting computers (may be circuit switched or packet switched)*.*
- User-defined architectures:
	- ASIPs (application-specific instruction processors)
- Dedicated logic:
	- ASICs (application-specific integrated circuits)
	- FPGAs (field-programmable gate arrays)
- © Sabih H. Gerez, University of Twente, The Netherlands

IMPLEMENTATION OF DSP

INTRODUCTION, MODELS OF COMPUTATION February 8, 2019

11

## **MAPPING PROBLEM**

© Sabih H. Gerez, University of Twente, The Netherlands

- How do we get the most efficient implementations of DSP algorithms on our platforms?
- Optimization criteria:
	- Fastest
	- Smallest
	- Minimal energy
	- Shortest design time
- In general, *flexibility* comes at the expense of *efficiency*:
	- In view of the costs of manufacturing ASICs, programmable hardware is often very desirable.

IMPLEMENTATION OF DSP

INTRODUCTION, MODELS OF COMPUTATION **F**ebruary 8, 2019

12

## **HIERARCHY AND OPTIMIZATION**

- •Design choices at higher hierarchical levels have the most impact:
	- Modifying your algorithm (e.g. getting rid of some computation in the inner loop) is often better than modifying your architecture (e.g. adding more arithmetic units).
	- Modifying your architecture (e.g. distributed memory instead of central memory) can be better than logic-level modifications (replacing ripple adders by carry look-ahead adders).
	- There is still place for dedicated logic for signal processing (e.g. phasor rotation).

IMPLEMENTATION OF DSP

INTRODUCTION, MODELS OF COMPUTATION February 8, 2019

13

#### **AUTOMATED MAPPING**

- Already familiar with *register-transfer level synthesis* (clockcycle true descriptions in VHDL mapped on cells from standardcell library, see e.g. System-on-Chip Design course)
- *Architectural synthesis* will automatically decide about the mapping of computations across clock cycles and architectural primitives.
	- Requires a formal representation of computations
	- And a formal representation of architectures

INTRODUCTION, MODELS OF COMPUTATION **F**ebruary 8, 2019

 $1<sub>A</sub>$ 

## **COMPILATION PROBLEM (1)**

- • When mapping on given programmable hardware, one talks of *compilation* rather than synthesis.
- •Commercial processors often come with their own compilers.
- • Designing an ASIP requires both:
	- The design of the hardware, and
	- The design of a compiler to map user programs onto the hardware.
- • Compiling for DSPs, VLIW processors, etc. is more difficult than compiling for CPUs:
	- The challenge is how to optimally use the available parallel hardware,

© Sabih H. Gerez, University of Twente, The Netherlands

– Especially when the source code is sequential.

© Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSPINTRODUCTION, MODELS OF COMPUTATION ■ February 8, 2019 15

## **COMPILATION PROBLEM (2)**

- • Approaches:
	- *Leave all to the compiler.* This means that it is left to the compiler to discover the available parallelism in sequential code like C.
	- *Language extensions.* Extend a language like C with constructs (pragmas etc.) that explicitly describe parallelism. Use the information to optimally exploit parallelism in target hardware.
	- *Extensions with APIs (application programming interface)*. Have a library of routines that optimally exploit the parallel hardware and force user to use these APIs.

IMPLEMENTATION OF DSP

INTRODUCTION, MODELS OF COMPUTATION **February 8, 2019** 

16

#### **MULTICORE PROGRAMMING**

- Often based on *threads*, sequential pieces of code that run on a single processor.
- • Parallel computing amounts to distributing threads across the available processors.
- • Communication and synchronization is based on:
	- Shared memory
	- Message passing



┡

 $\blacksquare$ 

 $\blacksquare$ 

 $\blacksquare$ 

 $\blacksquare$ 

<sup>©</sup> Sabih H. Gerez, University of Twente, The Netherlands

UT

IMPLEMENTATION OF DSP

INTRODUCTION, MODELS OF COMPUTATION February 8, 2019

21

#### **"CLASSICAL" SIMULATION**

- Based on simple generation of stimuli and designer inspection of waveforms or text output for determination of correctness.
- It is quite common to base stimuli generation and output registration on data streams read from and written to a file.



INTRODUCTION, MODELS OF COMPUTATION ■ February 8, 2019

## **TRANSACTION-LEVEL MODELING**

- Abstract way of looking at hardware:
	- I/O signals not at the bit level, but as abstract data structures
	- Behavior specified in terms of transactions
	- In general, not clock-cycle accurate
- Example:
	- "Write to memory" is a transaction; its implementation will involve preparing data, address and control signals with the required timing relations.
- *Transactors* translate transactions to bit-level signal changes and back.



UT. INTRODUCTION, MODELS OF COMPUTATION **F**ebruary 8, 2019

22

## **SHORTCOMINGS OF CLASSICAL SIMULATION**

- • There is only one design, the "implementation". The "reference" is in designer's and verification engineer's mind.
	- Good idea to have separate verification engineer, for a "second opinion" on the interpretation of specification.
- $\bullet$  DUV is at RT level and becomes available in a late stage of the design:
	- Software development cannot start easily in time; verification with software will delay the tape-out.
	- RTL code is slow to simulate; it is only feasible to simulate small software programs.
	- © Sabih H. Gerez, University of Twente, The Netherlands



## **FEATURES OF ADVANCED SIMULATION**

- • *Self-checking* testbenches: waveform inspection only for debugging.
- •Transaction-level "*golden* reference design" built into testbench.
- • Golden reference design, being not clock-cycle accurate, executes much faster and can be used for software verification at an early stage.
- • Stimuli generation makes use of *constrained random pattern generation* to increase code coverage.
- •Transactors evolve together with RT-level implementation.
- •Assertions are extensively exploited.



IMPLEMENTATION OF DSP

INTRODUCTION, MODELS OF COMPUTATION **February 8**, 2019

25

## **ADVANCED TESTBENCH STRUCTURE**





COMPUTATION ■ February 8, 2019

26

## **COMPUTATION AND COMMUNICATION**

- The issue is the modeling of *parallelism* present in hardware. A system consists of:
	- entities computing output signals from input signals.
	- a structure interconnecting the entities.
- •Interconnection may be *direct* or *buffered*.

© Sabih H. Gerez, University of Twente, The Netherlands



INTRODUCTION, MODELS OF COMPUTATION ■ February 8, 2019 28

# **EXAMPLE OF A KPN ADDER NODE**



The addition can only be executed when input data are available; otherwise, the operation waits.

Gilles Kahn, FR, 1974

IMPLEMENTATION OF DSP

INTRODUCTION, MODELS OF COMPUTATION **February 8, 2019** 

29

31

#### **DATA-FLOW BASICS**

- A *data-flow graph* (DFG) consists of nodes (vertices) and edges.
- In its most general form, a DFG is equivalent to a KPN.
- •Nodes perform computations.
- •Edges indicate *precedence* relations and behave as FIFOs.
- Data flow is best understood in terms of *tokens*, carriers of data.
- A node will *fire* when a sufficient number of tokens is available on all its inputs.
- The result of firing is that tokens are *consumed* at the inputs and tokens are *produced* at the outputs.



## **SYNCHRONOUS DATA FLOW (SDF)**

- Characterized by fixed consumption and production numbers for each node invocation.
- Suitable for the specification of *multi-rate* DSP algorithms.



Lee, E.A. and D.G. Messerschmitt, "Synchronous Data Flow", Proceedings of the IEEE, Vol. 75(9), pp 1235–1245, (September 1987).



- • It is relatively easy to check whether:
	- No deadlock occurs;
	- Number of tokens on an edge does not grow indefinitely;
	- There are sufficient initial tokens to keep loops going.
- A consistent graph:
	- Has a *repetitions vector* indicating how often a node needs to be invoked for one computation of the graph;
	- Can be scheduled statically, without the need to implement FIFO buffers for the edges.

