IMPLEMENTATION OF DSP CODE GENERATION

April 4, 2019

CODE GENERATION

- Translation of software in high-level code (like C) to machine instructions
- Based on (second part of) following paper:

Bhattacharyya, S.S., R. Leupers and P. Marwedel, Software Synthesis and Code Generation for Signal Processing Systems, IEEE Transactions on Circuits and Systems---II, Analog and Digital Signal Processing, Vol.47(9), (September 2000).



WHY DIFFICULT?

- Code generated for C compilers for PDSPs (programmable digital signal processors) is several factors slower than assembly code.
- Reason: PDSPs have a data path that is less regular than conventional processors (more parallelism, special-purpose registers).



April 4, 2019

2

TOPICS

- Typical programmable DSP
- Traditional compilation techniques
- Sequential code generation
- Memory-access optimization
- Code compaction





TEXAS INSTRUMENTS TMS320C25

© Sabih H. Gerez, University of Twente, The Netherlands

- Features:
 - Address generation unit (AGU)
 - Temporary register (TR)
 - Product register (PR)
 - Accumulator (ACCU)
 - Multiply-accumulate instruction

TI TMS320C25 dates from 1987-1990





[©] Sabih H. Gerez, University of Twente, The Netherlands

IMPLEMENTATION OF DSP 9	IMPLEMENTATION OF DSP 10		
UT. CODE GENERATION April 4, 2019	UT. CODE GENERATION April 4, 2019		
 PROBLEMS OF TRADITIONAL APPROACH Irregular register location: Better combine register allocation with code selection. Instruction-level parallelism (ILP): Many instructions can be scheduled simultaneously. Opportunities for code compaction. 	 PROPOSAL FOR CODE GENERATION Sequential code generation: First ignore parallelism. Memory-access optimization: Code for AGU. Partition variables across multiple memories, accessible in parallel. Code compaction: Try to merge sequential code into instructions. 		
Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP 11	Sabih H. Gerez, University of Twente, The Netherlands IMPLEMENTATION OF DSP 12		
UI. CODE GENERATIONApril 4, 2019	UI. CODE GENERATION April 4, 2019		
 SEQUENTIAL CODE GENERATION Represent computation to be compiled by <i>data-flow trees</i> (DFTs) or <i>data-flow graphs</i> (DFGs) Represent instructions by small DFTs: <i>instruction patterns</i> Try to optimally <i>cover</i> the computation graph by instruction patterns. Pay attention to registers (represent individual registers explicitly in register patterns). 	EXAMPLE OF DFG COVERING int a,b,c,d,x,y,z; void f() { x = a - b; y = a - b + c * d; z = c * d; } EXAMPLE OF DFG COVERING		





IMPLEMENTATION OF DSP

CODE GENERATION

April 4, 2019

21

MAXIMUM HAMILTONIAN PATH

- Construct access graph: ٠
 - Weighted graph
 - Weight is number of accesses neighboring in time







IMPLEMENTATION OF DSP UT. CODE GENERATION

April 4, 2019

23

COMPLEX MULTIPLICATION

int ar,ai,br,bi,cr,ci; cr = ar*br - ai*bi; ci = ar*bi + ai*br;

LT ar // TR = ar MPY br // PR = TR * br PAC // ACCU = PRLT ai // TR = ai MPY bi // PR = TR * bi // ACCU = ACCU - PRSPAC SACL cr // cr = ACCU LT ar // TR = ar MPY bi // PR = TR * bi // ACCU = PRPAC LT ai // TR = ai MPY br // PR = TR * br APAC // ACCU = ACCU + PRSACL ci // ci = ACCU



April 4, 2019

CODE COMPACTION

- Process of merging instructions to exploit the parallelism present in the PDSP.
- Variant of "resource-constrained scheduling".
- One needs to take into account:
 - Data dependencies: no read of variable before write.
 - Anti-dependencies: no overwrite before last read.
 - Output dependencies: no simultaneous write to same location.
 - Incompatibility constraints: hardware limitations, instruction-format restrictions.

© Sabih H. Gerez, University of Twente, The Netherlands



0

2

3

4

 $\mathbf{5}$

24 April 4, 2019

INCLUDING ADDRESS GENERATION

		LARK 5 // IOad AR with war
		LT * // TR = ar
		SBRK 4 // AR $- = 4$ (&br)
	Cl	MPY *+ // PR = TR * br, AR++ (&ai)
	1	LTP *+ // TR = ai, ACCU = PR, AR++
	br	(&bi)
		MPY *+ // PR = TR * bi, AR++ (&cr)
	aı	SPAC // ACCU = ACCU - PR
	հ։	SACL $*+$ // cr = ACCU, AR++ (&ar)
		LT * // TR = ar
	cr	SBRK 2 // AR $-=$ 2
		MPY *- // PR = TR * bi, AR (&ai)
	or	LTP *- // TR = ai, ACCU = PR, AR
	ar	(&br)
		MPY *- // PR = TR * br, AR (&ci)
_		APAC // ACCU = ACCU + PR
		SACL * $//$ ci = ACCU

© Sabih H. Gerez, University of Twente, The Netherlands

IMPLEMENTATION OF DSP

CODE GENERATION

RETARGETABLE CODE GENERATION

- Processor model is external to compiler.
- Low effort to adapt to new processor architectures.
- Helps to speed up design-space exploration:
 - Applications can be compiled for many processor variants;
 - Performance of each variant (area, speed, power) can be evaluated relatively easily.

The University of Twente has licenses for:

Synopsys ASIP Designer

(the new name of the *Target* tool suite as presented in [Goo05]).

© Sabih H. Gerez, University of Twente, The Netherlands

© Sabih H. Gerez, University of Twente, The Netherlands

UT. IMPLEMENTATION OF DSP

April 4, 2019

26

ARCHITECTURAL SCOPE FOR PROCESSOR DESIGN

- Data types
- Arithmetic functions
- Memory organization (von Neumann vs. Harvard)
- Instruction format (encoded vs. orthogonal)
- Registers (homogeneous vs. heterogeneous)
- Instruction pipeline
- Control flow